Appl. No. 09/802,121 Amdt. dated May 10, 2004 Reply to Office Action of February 13, 2004

PATENT

## Amendments to the Specification:

Please replace paragraph beginning on page 1, line 6 with the following amended paragraph:

## **CROSS-REFERENCES TO RELATED APPLICATIONS**

This application is being filed concurrently with related U.S. patent applications: Attorney Docket Number 016747 00991 U.S. Patent Application Serial No. 09/802,017 filed on 03/08/01, entitled "VLIW Computer Processing Architecture with On-chip DRAM Usable as Physical Memory or Cache Memory"; Attorney Docket Number 016747-01001 U.S. Patent Application Serial No. 09/802,289 filed on 03/08/01, entitled "VLIW Computer Processing Architecture Having a Scalable Number of Register Files"; Attorney Docket Number 016747 01780 U.S. Patent Application Serial No. 09/802,108 filed on 03/08/01, entitled "Computer Processing Architecture Having a Scalable Number of Processing Paths and Pipelines"; Attorney Docket Number 016747 01051 U.S. Patent Application Serial No. 09/802,324 filed on 03/08/01 (now US Patent No. 6,631,439, issued on October 7, 2003), entitled "VLIW Computer Processing Architecture with On-chip Dynamic RAM"; Attorney Docket Number 016747-01211 U.S. Patent Application Serial No. 09/802,120 filed on 03/08/01, entitled "VLIW Computer Processing Architecture Having the Program Counter Stored in a Register File Register"; Attorney Docket Number 016747 01461 U.S. Patent Application Serial No. 09/801,564 filed on 03/08/01, entitled "Processing Architecture Having Parallel Arithmetic Capability"; Attorney Docket Number 016747-01471 U.S. Patent Application Serial No. 09/802,196 filed on 03/08/01, entitled "Processing Architecture Having an Array Bounds Check Capability"; Attorney Docket Number 016747 01521 U.S. Patent Application Serial No. 09/802,020 filed on 03/08/01, entitled "Processing Architecture Having a Matrix-Transpose Capability"; and, Attorney Docket Number 016747-01531 U.S. Patent Application Serial No. 09/802,291 filed on 03/08/01, entitled "Processing Architecture Having a Compare Capability"; all of which are incorporated herein by reference.